PIC16F506 |
|
CONFIG (address:0x0FFF, mask:0xFFFF) |
|
OSC -- Oscillator Selection bits |
|
OSC = LP |
0x0FF8 |
LP oscillator and 18 ms DRT. |
|
|
OSC = XT |
0x0FF9 |
XT oscillator and 18 ms DRT. |
|
|
OSC = HS |
0x0FFA |
HS oscillator and 18 ms DRT. |
|
|
OSC = EC |
0x0FFB |
EC Osc With RB4 and 1.125 ms DRT. |
|
|
OSC = IntRC_RB4EN |
0x0FFC |
INTRC With RB4 and 1.125 ms DRT. |
|
|
OSC = IntRC_CLKOUTEN |
0x0FFD |
INTRC With CLKOUT and 1.125 ms DRT. |
|
|
OSC = ExtRC_RB4EN |
0x0FFE |
EXTRC With RB4 and 1.125 ms DRT. |
|
|
OSC = ExtRC_CLKOUTEN |
0x0FFF |
EXTRC With CLKOUT and 1.125 ms DRT. |
|
|
WDT -- Watchdog Timer Enable bit |
|
WDT = OFF |
0x0FF7 |
WDT disabled. |
|
|
WDT = ON |
0x0FFF |
WDT enabled. |
|
|
CP -- Code Protect |
|
CP = ON |
0x0FEF |
Code protection on. |
|
|
CP = OFF |
0x0FFF |
Code protection off. |
|
|
MCLRE -- Master Clear Enable bit |
|
MCLRE = OFF |
0x0FDF |
RB3/MCLR pin functions as RB3, MCLR tied internally to VDD. |
|
|
MCLRE = ON |
0x0FFF |
RB3/MCLR pin functions as MCLR. |
|
|
IOSCFS -- Internal Oscillator Frequency Select bit |
|
IOSCFS = OFF |
0x0FBF |
4 MHz INTOSC Speed. |
|
|
IOSCFS = ON |
0x0FFF |
8 MHz INTOSC Speed. |
|