oai22 standard cell family

2×2-OR into 2-NAND gate
oai22 symbol
3 cells with different drive strengths, each with a P/N ratio of about 2. The Ramp Fall time reported below is an average of when one or the other or both of the N-transistors connected to a1 and a2 are on. The Synopsys Liberty format .lib file has the precise timing for each case.
z:((a1+a2)*(b1+b2))' cell width power Generic 0.13um typical timing (ps & ps/fF), pin b2.
leakage dynamic tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF)
vxlib013 gates lambda 0.13um nW nW/MHz PinCap PropR RampR PropF RampF
oai22_x05 2.0  60 3.30  0.67   9.0  3.4f  57  5.84  50  3.81
oai22_x1 2.0  60 3.30 1.29  15.9  5.9f  53  2.99  48  2.02
oai22_x2 3.3 100 5.50 2.47  29.6 10.7f  53  1.58  47  1.04
oai22_x05
 
Effort
FO4 Log.
a1 /\ 2.08 1.98
¯_
a2 /\ 1.91 1.91
¯_
b1 /\ 1.92 2.05
¯_
b2 /\ 1.69 1.89
¯_
oai22_x05 schematic oai22_x05 standard cell layout
oai22_x1
 
Effort
FO4 Log.
a1 /\ 1.91 1.79
¯_
a2 /\ 1.74 1.72
¯_
b1 /\ 1.78 1.86
¯_
b2 /\ 1.56 1.70
¯_
oai22_x1 schematic oai22_x1 standard cell layout
oai22_x2
 
Effort
FO4 Log.
a1 /\ 1.87 1.77
¯_
a2 /\ 1.67 1.62
¯_
b1 /\ 1.72 1.78
¯_
b2 /\ 1.51 1.62
¯_
oai22_x2 schematic oai22_x2 standard cell layout