2 XOR gates designed for minimum transistor count and hence smallest size. The Prop and Ramp delays below are the average of the inverting and non-inverting delays. The Synopsys Liberty format .LIB file has the correct delays for each case.
z:(a^b)
cell width
power
Generic 0.13um typical timing (ps & ps/fF),
pin a.