na3 standard cell family
3-I/P NAND gate
UP
PREV
NEXT
The na3_x1 is a single stage 3-NAND with P/N ratio of about 2.3, which makes the P and N transistors the same size. The na3_x4 is a 3 stage 3-NAND with stage efforts of about 1.1 and 3.9.
nq:(i0*i1*i2)'
cell width
power
Generic 0.13um typical timing (ps & ps/fF), pin
i2
.
leakage
dynamic
tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF)
ssxlib013
gates
lambda
0.13um
nW
nW/MHz
PinCap
PropR
RampR
PropF
RampF
na3_x1
1.7
50
2.75
0.92
11.8
4.8f
53
2.97
45
2.83
na3_x4
2.7
80
4.40
2.66
62.8
5.2f
160
0.76
161
0.61
na3_x1
Effort
FO4
Log.
i0
/\
1.58
1.56
¯_
i1
/\
1.56
1.61
¯_
i2
/\
1.49
1.60
¯_
na3_x4
Effort
FO4
Log.
i0
/\
2.38
0.39
¯_
i1
/\
2.58
0.42
¯_
i2
/\
2.49
0.41
¯_
Web data book for the ssxlib. V
dd
=1.2V, T=27°C, nominal process, generic 0.13um technology. Copyright © 2005-2007 Graham Petley. 16 JUL 2007