PIC16F818 |
|
CONFIG (address:0x2007, mask:0xFFFF) |
|
FOSC -- Oscillator Selection bits |
|
FOSC = LP |
0x3FEC |
LP oscillator. |
|
|
FOSC = XT |
0x3FED |
XT oscillator. |
|
|
FOSC = HS |
0x3FEE |
HS oscillator. |
|
|
FOSC = EC |
0x3FEF |
EXTCLK; port I/O function on RA6/OSC2/CLKO pin. |
|
|
FOSC = INTOSCIO |
0x3FFC |
INTRC oscillator; port I/O function on both RA6/OSC2/CLKO pin and RA7/OSC1/CLKI pin. |
|
|
FOSC = INTOSCCLK |
0x3FFD |
INTRC oscillator; CLKO function on RA6/OSC2/CLKO pin and port I/O function on RA7/OSC1/CLKI pin. |
|
|
FOSC = EXTRCIO |
0x3FFE |
EXTRC oscillator; port I/O function on RA6/OSC2/CLKO pin. |
|
|
FOSC = EXTRCCLK |
0x3FFF |
EXTRC oscillator; CLKO function on RA6/OSC2/CLKO pin. |
|
|
WDTE -- Watchdog Timer Enable bit |
|
WDTE = OFF |
0x3FFB |
WDT disabled. |
|
|
WDTE = ON |
0x3FFF |
WDT enabled. |
|
|
PWRTE -- Power-up Timer Enable bit |
|
PWRTE = ON |
0x3FF7 |
PWRT enabled. |
|
|
PWRTE = OFF |
0x3FFF |
PWRT disabled. |
|
|
MCLRE -- RA5/MCLR/VPP Pin Function Select bit |
|
MCLRE = OFF |
0x3FDF |
RA5/MCLR/VPP pin function is digital I/O, MCLR internally tied to VDD. |
|
|
MCLRE = ON |
0x3FFF |
RA5/MCLR/VPP pin function is MCLR. |
|
|
BOREN -- Brown-out Reset Enable bit |
|
BOREN = OFF |
0x3FBF |
BOR disabled. |
|
|
BOREN = ON |
0x3FFF |
BOR enabled. |
|
|
LVP -- Low-Voltage Programming Enable bit |
|
LVP = OFF |
0x3F7F |
RB3/PGM pin has digital I/O function, HV on MCLR must be used for programming. |
|
|
LVP = ON |
0x3FFF |
RB3/PGM pin has PGM function, Low-Voltage Programming enabled. |
|
|
CPD -- Data EE Memory Code Protection bit |
|
CPD = ON |
0x3EFF |
Data EE memory locations code-protected. |
|
|
CPD = OFF |
0x3FFF |
Code protection off. |
|
|
WRT -- Flash Program Memory Write Enable bits |
|
WRT = 1024 |
0x3BFF |
0000h to 03FFh write-protected. |
|
|
WRT = 512 |
0x3DFF |
0000h to 01FFh write-protected, 0200h to 03FFh may be modified by EECON control. |
|
|
WRT = OFF |
0x3FFF |
Write protection off. |
|
|
DEBUG -- In-Circuit Debugger Mode bit |
|
DEBUG = ON |
0x37FF |
In-Circuit Debugger enabled, RB6 and RB7 are dedicated to the debugger. |
|
|
DEBUG = OFF |
0x3FFF |
In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins. |
|
|
CCPMX -- CCP1 Pin Selection bit |
|
CCPMX = RB3 |
0x2FFF |
CCP1 function on RB3. |
|
|
CCPMX = RB2 |
0x3FFF |
CCP1 function on RB2. |
|
|
CP -- Flash Program Memory Code Protection bit |
|
CP = ON |
0x1FFF |
All memory locations code-protected. |
|
|
CP = OFF |
0x3FFF |
Code protection off. |
|